900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf




Intersil Electronic Components Datasheet

CD4516BMS Datasheet

CMOS Presettable Up/Down Counters

No Preview Available !

Data Sheet
CD4510BMS, CD4516BMS
December 1992
File Number 3338
CMOS Presettable Up/Down Counters
CD4510BMS Presettable BCD Up/Down Counter and the
CD4516BMS Presettable Binary Up/Down counter consist of
four synchronously clocked D-type flip-flops (with a gating
structure to provide T-type flip-flop capability) connected as
counters. These counters can be cleared by a high level on
the RESET line, and can be preset to any binary number
present on the jam inputs by a high level on the PRESET
ENABLE line. The CD4510BMS will count out of non-BCD
counter states in a maximum of two clock pulses in the up
mode, and a maximum of four clock pulses in the down mode.
If the CARRY IN input is held low, the counter advances up or
down on each positive-going clock transition. Synchronous
cascading is accomplished by connecting all clock inputs in
parallel and connecting the CARRY OUT of a less significant
stage to the CARRY IN of a more significant stage.
The CD4510BMS and CD4516BMS can be cascaded in the
ripple mode by connecting the CARRY OUT to the clock of
the next stage. If the UP/DOWN input changes during a ter-
minal count, the CARRY OUT must be gated with the clock,
and the UP/DOWN input must change while the clock is
high. This method provides a clean clock signal to the sub-
sequent counting stage. (See Figures 13, 14.)
These devices are similar to types MC14510 and MC14516.
The CD4510BMS and CD4516BMS are supplied in these
16-lead outline packages:
Braze Seal DIP
Frit Seal DIP
Ceramic Flatpack
*CD4510B Only
*H4W †H45
*FBF †H1F
H6W
†CD4516B Only
Pinout
CD4510BMS, CD4516BMS
TOP VIEW
PRESET ENABLE 1
Q4 2
P4 3
P1 4
CARRY IN 5
Q1 6
CARRY OUT 7
VSS 8
16 VDD
15 CLOCK
14 Q3
13 P3
12 P2
11 Q2
10 UP/DOWN
9 RESET
Features
• High Voltage Types (20V Rating)
• CD4510BMS - BCD Type
• CD4516BMS - Binary Type
• Medium Speed Operation
- fCL = 8MHz Typ. at 10V
• Synchronous Internal Carry Propagation
• Reset and Preset Capability
• 100% Tested for Quiescent Current at 20V
• 5V, 10V and 15V Parametric Ratings
• Standardized Symmetrical Output Characteristics
• Maximum Input Current of 1µA at 18V Over Full Pack-
age Temperature Range; 100nA at 18V and +25oC
• Noise Margin (Over Full Package/Temperature Range)
- 1V at VDD = 5V
- 2V at VDD = 10V
- 2.5V at VDD = 15V
• Meets All Requirements of JEDEC Tentative Standard
No. 13B, “Standard Specifications for Description of
‘B’ Series CMOS Devices”
Applications
• Up/Down Difference Counting
• Multistage Synchronous Counting
• Multistage Ripple Counting
• Synchronous Frequency Dividers
Functional Diagram
PRESET ENABLE
4
P1
12
P2
13
P3
3
P4
1
6
Q1
11
Q2
14
Q3
2
Q4
CLOCK
UP/DOWN
CARRY IN
15
10
5
RESET
7
CARRY OUT
9 VDD = 16
VSS = 8
1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999


Intersil Electronic Components Datasheet

CD4516BMS Datasheet

CMOS Presettable Up/Down Counters

No Preview Available !

CD4510BMS, CD4516BMS
Absolute Maximum Ratings
DC Supply Voltage Range, (VDD) . . . . . . . . . . . . . . . . -0.5V to +20V
(Voltage Referenced to VSS Terminals)
Input Voltage Range, All Inputs . . . . . . . . . . . . . -0.5V to VDD +0.5V
DC Input Current, Any One Input. . . . . . . . . . . . . . . . . . . . . . . . .±10mA
Operating Temperature Range . . . . . . . . . . . . . . . -55oC to +125oC
Package Types D, F, K, H
Storage Temperature Range (TSTG). . . . . . . . . . . -65oC to +150oC
Lead Temperature (During Soldering) . . . . . . . . . . . . . . . . . +265oC
At Distance 1/16 ± 1/32 Inch (1.59mm ± 0.79mm) from case for
10s Maximum
Reliability Information
Thermal Resistance. . . . . . . . . . . . . . . .
θja
Ceramic DIP and FRIT Package . . . . 80oC/W
θjc
20oC/W
Flatpack Package . . . . . . . . . . . . . . . . 70oC/W
20oC/W
Maximum Package Power Dissipation (PD) at +125oC
For TA = -55oC to +100oC (Package Type D, F, K) . . . . . .500mW
For TA = +100oC to +125oC (Package Type D, F, K) . . . . . Derate
Linearity at 12mW/oC to 200mW
Device Dissipation per Output Transistor. . . . . . . . . . . . . . . .100mW
For TA = Full Package Temperature Range (All Package Types)
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .+175oC
TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER
Supply Current
Input Leakage Current
Input Leakage Current
Output Voltage
Output Voltage
Output Current (Sink)
Output Current (Sink)
Output Current (Sink)
Output Current (Source)
Output Current (Source)
Output Current (Source)
Output Current (Source)
N Threshold Voltage
P Threshold Voltage
Functional
Input Voltage Low
(Note 2)
Input Voltage High
(Note 2)
Input Voltage Low
(Note 2)
Input Voltage High
(Note 2)
SYMBOL
CONDITIONS (NOTE 1)
IDD VDD = 20V, VIN = VDD or GND
VDD = 18V, VIN = VDD or GND
IIL VIN = VDD or GND VDD = 20
VDD = 18V
IIH VIN = VDD or GND VDD = 20
VOL15
VOH15
IOL5
IOL10
IOL15
IOH5A
IOH5B
IOH10
IOH15
VNTH
VPTH
F
VIL
VDD = 18V
VDD = 15V, No Load
VDD = 15V, No Load (Note 3)
VDD = 5V, VOUT = 0.4V
VDD = 10V, VOUT = 0.5V
VDD = 15V, VOUT = 1.5V
VDD = 5V, VOUT = 4.6V
VDD = 5V, VOUT = 2.5V
VDD = 10V, VOUT = 9.5V
VDD = 15V, VOUT = 13.5V
VDD = 10V, ISS = -10µA
VSS = 0V, IDD = 10µA
VDD = 2.8V, VIN = VDD or GND
VDD = 20V, VIN = VDD or GND
VDD = 18V, VIN = VDD or GND
VDD = 3V, VIN = VDD or GND
VDD = 5V, VOH > 4.5V, VOL < 0.5V
VIH VDD = 5V, VOH > 4.5V, VOL < 0.5V
VIL VDD = 15V, VOH > 13.5V,
VOL < 1.5V
VIH VDD = 15V, VOH > 13.5V,
VOL < 1.5V
GROUP A
SUBGROUPS
TEMPERATURE
LIMITS
MIN MAX UNITS
1
+25oC
- 10 µA
2
+125oC
- 1000 µA
3
-55oC
- 10 µA
1
+25oC
-100
-
nA
2
+125oC
-1000 -
nA
3
-55oC
-100
-
nA
1
+25oC
- 100 nA
2
+125oC
- 1000 nA
3
-55oC
- 100 nA
1, 2, 3
+25oC, +125oC, -55oC -
50 mV
1, 2, 3
+25oC, +125oC, -55oC 14.95
-
V
1
+25oC
0.53 - mA
1
+25oC
1.4 - mA
1
+25oC
3.5 - mA
1
+25oC
- -0.53 mA
1
+25oC
- -1.8 mA
1
+25oC
- -1.4 mA
1
+25oC
- -3.5 mA
1
+25oC
-2.8 -0.7
V
1
+25oC
0.7 2.8
V
7
+25oC
VOH > VOL < V
7
+25oC
VDD/2 VDD/2
8A +125oC
8B -55oC
1, 2, 3
+25oC, +125oC, -55oC -
1.5 V
1, 2, 3
+25oC, +125oC, -55oC 3.5
-
V
1, 2, 3
+25oC, +125oC, -55oC -
4V
1, 2, 3
+25oC, +125oC, -55oC 11
-
V
NOTES: 1. All voltages referenced to device GND, 100% testing being im- 3. For accuracy, voltage is measured differentially to VDD. Limit is
plemented.
0.050V max.
2. Go/No Go test with limits applied to inputs.
2


Part Number CD4516BMS
Description CMOS Presettable Up/Down Counters
Maker Intersil Corporation
PDF Download

CD4516BMS Datasheet PDF






Similar Datasheet

1 CD4516BM BCD-to-7 Segment Latch/Decoder/Driver
National Semiconductor
2 CD4516BMS CMOS Presettable Up/Down Counters
Intersil Corporation





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z



Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy