Datasheet4U Logo Datasheet4U.com

CD4512BMS Datasheet CMOS Dual 4-Bit Latch

Manufacturer: Intersil (now Renesas)

General Description

of ‘B’ Series CMOS Devices" Functional Diagram 3-STATE DISABLE INHIBIT D0-1 D1-2 D2-3 CHANNELS INPUTS D3-4 D4-5 D5-6 D6-7 D7-9 A-11 SELECT CONTROL B-12 C-13 VDD = 16 VSS = 8 14 SELECT OUTPUT 10 15 Applications • Digital Multiplexing • Number-sequence Generation • Signal Gating Description CD4512BMS is an 8-channel data selector featuring a threestate output that can interface directly with, and drive, data lines of bus-oriented systems.

The CD4512BMS is supplied in these 16 lead outline packages: Braze Seal DIP Frit Seal DIP Ceramic Flatpack H4S H1E H3X CD4512BMS CAUTION: These devices are sensitive to electrostatic discharge;

follow proper IC Handling Procedures.

Overview

CD4512BMS December 1992 CMOS Dual 4-Bit Latch Pinout CD4512BMS TOP VIEW D0 1 D1 2 D2 3 D3 4 D4 5 D5 6 D6 7 VSS 8 16 VDD 15 3-STATE DISABLE 14 SEL.

Key Features

  • High-Voltage Types (20-Volt Rating).
  • 3-State Outputs.
  • Standardized, Symmetrical Output Characteristics.
  • 100% Tested for Quiescent Current at 20V.
  • 5V, 10V, and 15V Parametric Ratings.
  • Maximum Input Current of 1µA at 18V Over Full Package Temperature Range; 100nA at 18V and 25oC.
  • Noise Margin (Full Package-Temperature Range): - 1V at VDD = 5V - 2V at VDD = 10V - 2.5V at VDD = 15V.
  • Meets all Requirements of JEDEC Tentative Sta.