Datasheet4U Logo Datasheet4U.com

CD4033BMS - CMOS Decade Counter/Divider

General Description

CD4033BMS consists of a 5 stage Johnson decade counter and an output decoder which converts the Johnson code to a 7 segment decoded output for driving one stage in a numerical display.

Key Features

  • High Voltage Types (20V Rating).
  • Decoded 7 Segment Display Outputs and Ripple Blanking.
  • Counter and 7 Segment Decoding in One Package.
  • Easily Interfaced with 7 Segment Display Types.
  • Fully Static Counter Operation DC to 6MHz (typ. ) at VDD = 10V.
  • Ideal for Low-Power Displays.
  • “Ripple Blanking” and Lamp Test.
  • 100% Tested for Quiescent Current at 20V.
  • Standardized Symmetrical Output Characteristics.
  • 5V, 10V a.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CD4033B CMOS DECADE COUNTERS/DIVIDERS RCA
CD4033B CMOS DECADE COUNTERS/DIVIDERS Texas Instruments
CD4033BE CMOS DECADE COUNTERS/DIVIDERS Texas Instruments
CD4033A CMOS Decade Counter / Dividers RCA
CD4033A CMOS Decade Counter/Dividers Harris

Other Datasheets by Intersil (Renesas)

Part Number Description
CD4030BMS CMOS Quad Exclusive-OR Gate
CD4031BMS CMOS 64-Stage Static Shift Register
CD4000BMS CMOS NOR Gate
CD4001BMS CMOS NOR Gate
CD4002BMS CMOS NOR Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CD4033BMS December 1992 CMOS Decade Counter/Divider Description CD4033BMS consists of a 5 stage Johnson decade counter and an output decoder which converts the Johnson code to a 7 segment decoded output for driving one stage in a numerical display. This device is particularly advantageous in display applications where low power dissipation and/or low package count is important. A high RESET signal clears the decade counter to its zero count. The counter is advanced one count at the positive clock signal transition if the CLOCK INHIBIT signal is low. Counter advancement via the clock line is inhibited when the CLOCK INHIBIT signal is high. The CLOCK INHIBIT signal can be used as a negative-edge clock if the clock line is held high.