Datasheet4U Logo Datasheet4U.com

CD4029BMS - CMOS Presettable Up/Down Counter

Description

CD4029BMS consists of a four-stage binary or BCD-decade up/ down counter with provisions for look-ahead carry in both counting modes.

The inputs consist of a single CLOCK, CARRY-IN (CLOCK ENABLE), BINARY/DECADE, UP/DOWN, PRESET ENABLE, and four individual JAM signals.

Features

  • High-Voltage Type (20V Rating).
  • Medium Speed Operation: 8MHz (Typ. ) at CL = 50pF and VDD - VSS = 10V.
  • Multi-Package Parallel Clocking for Synchronous High Speed Output Response or Ripple Clocking for Slow Clock Input Rise and Fall Times.
  • “Preset Enable” and Individual “Jam” Inputs Provided.
  • Binary or Decade Up/Down Counting.
  • BCD Outputs in Decade Mode.
  • 100% Tested for Maximum Quiescent Current at 20V.
  • 5V, 10V and 15V Parame.

📥 Download Datasheet

📁 Similar Datasheet

  • CD4029BM - Presettable Binary/Decade Up/Down Counter (National Semiconductor)
  • CD4029BM - CMOS PRESETTABLE UP/DOWN COUNTER (Texas Instruments)
  • CD4029B - CMOS PRESETTABLE UP/DOWN COUNTER (Texas Instruments)
  • CD4029B - CMOS PRESETTABLE UP/DOWN COUNTER (RCA)
  • CD4029BC - Presettable Binary/Decade Up/Down Counter (National Semiconductor)
  • CD4029BE - CMOS PRESETTABLE UP/DOWN COUNTER (Texas Instruments)
  • CD4029BF - CMOS PRESETTABLE UP/DOWN COUNTER (Texas Instruments)
  • CD4029BF3A - CMOS PRESETTABLE UP/DOWN COUNTER (Texas Instruments)
  • CD4029A - CMOS PRESETTABLE UP/DOWN COUNTER (RCA)
  • CD40208B - CMOS 4 x 4 Multiport Register (RCA)
Other Datasheets by Intersil Corporation

Full PDF Text Transcription

Click to expand full text
CD4029BMS December 1992 CMOS Presettable Up/Down Counter Description CD4029BMS consists of a four-stage binary or BCD-decade up/ down counter with provisions for look-ahead carry in both counting modes. The inputs consist of a single CLOCK, CARRY-IN (CLOCK ENABLE), BINARY/DECADE, UP/DOWN, PRESET ENABLE, and four individual JAM signals. Q1, Q2, Q3, Q4 and a CARRY OUT signal are provided as outputs. A high PRESET ENABLE signal allows information on the JAM INPUTS to preset the counter to any state asynchronously with the clock. A low on each JAM line, when the PRESET-ENABLE signal is high, resets the counter to its zero count. The counter is advanced one count at the positive transition of the clock when the CARRY-IN and PRE-SET ENABLE signals are low.
Published: |