Datasheet4U Logo Datasheet4U.com

83C152JC - UNIVERSAL COMMUNICATION CONTROLLER 8-BIT MICROCONTROLLER

Download the 83C152JC datasheet PDF. This datasheet also covers the 83C152JA variant, as both devices belong to the same universal communication controller 8-bit microcontroller family and are provided as variant models within a single manufacturer datasheet.

Description

The 80C152JB JD is a ROMless extension of the 80C152 Universal Communication controller The 80C152JB has the same five 8-bit I O ports of the 80C152 plus an additional two 8-bit I O ports Port 5 and Port 6 The 80C152JB JD also has two additional control pins EBEN (EPROM Bus ENable) and EPSEN (EPROM

Features

  • for peripheral I O interface and control Silicon implementations are much more cost effective than multi-wire cables found in board level parallel-toserial and serial-to-parallel converters The 83C152 contains in silicon all the features needed for the serialto-parallel conversion Other 83C152 benefits include 1) better noise immunity through differential signaling or www. DataSheet4U. com fiber optic connections 2) data integrity utilizing the standard designed in CRC checks and 3) better modular.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (83C152JA_IntelCorporation.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number 83C152JC
Manufacturer Intel Corporation
File Size 274.93 KB
Description UNIVERSAL COMMUNICATION CONTROLLER 8-BIT MICROCONTROLLER
Datasheet download datasheet 83C152JC Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
8XC152JA JB JC JD UNIVERSAL COMMUNICATION CONTROLLER 8-BIT MICROCONTROLLER X 8K Factory Mask Programmable ROM Available Y Y Superset of 80C51 Architecture Multi-Protocol Serial Communication I O Port (2 048 Mbps 2 4 Mbps Max) SDLC HDLC Only CSMA CD and SDLC HDLC User Definable Protocols Full Duplex Half Duplex MCS -51 Compatible UART 16 5 MHz Maximum Clock Frequency Multiple Power Conservation Modes 64KB Program Memory Addressing Y Y Y Y Y Y Y Y Y 64KB Data Memory Addressing 256 Bytes On-Chip RAM Dual On-Chip DMA Channels Hold Hold Acknowledge Two General Purpose Timer Counters 5 or 7 I O Ports 56 Special Function Registers 11 Interrupt Sources Available in 48 Pin Dual-in-Line Package and 68 Pin Surface Mount PLCC Package (See Packaging Spec Order 231369) Y Y Y Y Y The 80C152 which is
Published: |