Datasheet4U Logo Datasheet4U.com

28F320J3C - Strata Flash Memory

Download the 28F320J3C datasheet PDF. This datasheet also covers the 28F640J3C-120 variant, as both devices belong to the same strata flash memory family and are provided as variant models within a single manufacturer datasheet.

Features

  • Datasheet.
  • Performance.
  • Architecture.
  • 110/115/120/150 ns Initial Access Speed.
  • Multi-Level Cell Technology: High.
  • 125 ns Initial Access Speed (256 Mbit density only).
  • 25 ns Asynchronous Page mode Reads.
  • 30 ns Asynchronous Page mode Reads (256Mbit density only).
  • 32-Byte Write Buffer.
  • 6.8 µs per byte effective programming time.
  • Software Density at Low Cost.
  • High-Density Symmetrical 128-Kbyte Blocks.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (28F640J3C-120_Intel.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number 28F320J3C
Manufacturer Intel
File Size 537.53 KB
Description Strata Flash Memory
Datasheet download datasheet 28F320J3C Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
28F320J3A (28FxxxJ3A) Intel StrataFlash Memory Intel Corporation
28F320C3 3 Volt Advanced+ Boot Block Flash Memory Intel Corporation
28F010 1 Megabit CMOS Flash Memory Catalyst Semiconductor
28F1000 MX28F1000 Macronix International
28F102 CAT28F102 Catalyst Semiconductor

Other Datasheets by Intel

Part Number Description
28F320J3 (28FxxxJ3) Strata Flash Memory
28F320J5 5 Volt StrataFlash Memory
28F320B3 3 Volt Advanced Boot Block Flash Memory
28F320S3 3 Volt and 5 Volt FlashFile Memory
28F320S5 3 Volt and 5 Volt FlashFile Memory

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Intel StrataFlash® Memory (J3) 256-Mbit (x8/x16) Product Features Datasheet ■ Performance ■ Architecture — 110/115/120/150 ns Initial Access Speed — Multi-Level Cell Technology: High — 125 ns Initial Access Speed (256 Mbit density only) — 25 ns Asynchronous Page mode Reads — 30 ns Asynchronous Page mode Reads (256Mbit density only) — 32-Byte Write Buffer —6.8 µs per byte effective programming time ■ Software Density at Low Cost — High-Density Symmetrical 128-Kbyte Blocks —256 Mbit (256 Blocks) (0.
Published: |