* TTL compatible inputs and outputs
* Refresh Interval: 1024 cycles/16 ms
* Refresh Mode : RAS-Only, CAS-before-RAS (CBR), and Hidden
* JEDEC standard pin.

The IS41C85120A and IS41LV85120A are available in a 28-pin, 400-mil SOJ package. KEY TIMING PARAMETERS Parameter Max. .

The ISSI IS41C85120A and IS41LV85120A are 524,288 x 8bit high-performance CMOS Dynamic Random Access Memory. Both products offer accelerated cycle access EDO Page Mode. EDO Page Mode allows 512 random accesses within a single row with access cycle ti.

IS41C85120

IS41C8512

IS41C85125

IS41C85125A

IS41C8200

IS41C8205

IS41C16100

IS41C16100S

IS41C16105

IS41C16128

IS41C16256

IS41C16256A

IS41C16257

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts