Datasheet Details
| Part number | ICS9LPRS535 | 
|---|---|
| Manufacturer | Integrated Device Technology | 
| File Size | 254.12 KB | 
| Description | 48-pin CK505 | 
| Datasheet | 
        
           | 
    
		  | Part number | ICS9LPRS535 | 
|---|---|
| Manufacturer | Integrated Device Technology | 
| File Size | 254.12 KB | 
| Description | 48-pin CK505 | 
| Datasheet | 
        
           | 
    
PIN # 1 2 3 PIN NAME PCI0/CR#_A VDDPCI PCI4/SRC5_EN TYPE DESCRIPTION 4 5 6 7 8 9 10 PCI_F5/ITP_EN GNDPCI VDD48 USB_48MHz/FSLA GND48 VDD96_IO DOT96T_LPR/SRCT0_LPR 3.3V PCI clock output or CR#_A input.Default is PCI0. To configure this pin as CR#_A, the PCI output must first be disabled in Byte 2, bit 0. I/O Byte 5, bit 7: 0 = PCI0 enabled (default), 1= CR#_A enabled.Byte 5, bit 6: 0 = CR#_A controls SRC0 (default), 1= CR#_A# controls SRC2. PWR Power supply for PCI clocks, nominal 3.3V 3.3
📁 ICS9LPRS535 Similar Datasheet