logo

ICS843002I-72 Datasheet, Integrated Device Technology

ICS843002I-72 attenuator equivalent, femtoclocks vcxo based wcdma clock generator/jitter attenuator.

ICS843002I-72 Avg. rating / M : 1.0 rating-13

datasheet Download (Size : 329.67KB)

ICS843002I-72 Datasheet

Features and benefits


* Two differential LVPECL outputs
* CLK input accepts the following input levels: LVCMOS or LVTTL levels
* Output frequency: 122.88MHz (typical)
* FemtoCl.

Application

where jitter attenuation and frequency translation is needed. The device contains two internal PLL stages that are casca.

Description

The ICS843002I-72 is a member of the IC S HiperClockS™ family of high performance clock HiPerClockS™ solutions from IDT. The ICS843002I-72 is a PLL based synchronous clock generator that is optimized for WCDMA channel card applications where jitter a.

Image gallery

ICS843002I-72 Page 1 ICS843002I-72 Page 2 ICS843002I-72 Page 3

TAGS

ICS843002I-72
FEMTOCLOCKS
VCXO
BASED
WCDMA
CLOCK
GENERATOR
JITTER
ATTENUATOR
Integrated Device Technology

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts