Datasheet4U Logo Datasheet4U.com

ICS9169C-36 - Low Cost 20-Pin Frequency Generator

Description

The ICS9169C-36 generates the I/O clocks needed as a satellite clock generator to a CPU and PCI clock source (such as the ICS9148-01 or ICS9150-01).

This device can generate the audio Codec or DSP clocks if required (or Stop those outputs Low).

Features

  • Generator for periphary clock chips as companion device to CPU/SDRAM/PCI generator. Accepts clock input at X1 pin or crystal across X1, X2 pins as 14.31818 MHz nominal inputs. Three REF clock buffer outputs (SREF is Strong) Two 48MHz and one 24 MHz outputs Selectable audio clock generator with audio (Audio) and half speed (Audio/2) outputs 20 pin (209 mil) SSOP package Block Diagram Pin Configuration DataSheet4U. com DataShee 20-Pin S.

📥 Download Datasheet

Datasheet preview – ICS9169C-36

Datasheet Details

Part number ICS9169C-36
Manufacturer Integrated Circuit Systems
File Size 166.02 KB
Description Low Cost 20-Pin Frequency Generator
Datasheet download datasheet ICS9169C-36 Datasheet
Additional preview pages of the ICS9169C-36 datasheet.

📁 Similar Datasheet

  • ICS9169-01 - Frequency Generator and Integrated Buffers (Renesas)
  • ICS9112-26 - Low Skew Output Buffer (Renesas)
  • ICS9112A-16 - Low Skew Output Buffer (Renesas)
  • ICS91305 - High Performance Communication Buffer (Renesas)
  • ICS91305I - High Performance Communication Buffer (Renesas)
  • ICS9148-25 - Pentium/Pro System and Cyrix Clock Chip (ICST)
  • ICS91718 - Clock Generator (Renesas)
  • ICS91720 - Clock Generator (Renesas)
  • ICS91730 - Clock Generator (Renesas)
  • ICS9173B - VIDEO GENLOCK PLL (Renesas)
Other Datasheets by Integrated Circuit Systems

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com Integrated Circuit Systems, Inc. ICS9169C-36 Low Cost 20-Pin Frequency Generator Description The ICS9169C-36 generates the I/O clocks needed as a satellite clock generator to a CPU and PCI clock source (such as the ICS9148-01 or ICS9150-01). This device can generate the audio Codec or DSP clocks if required (or Stop those outputs Low). The device is nominally driven at the X1 pin by a 14.31818 MHz clock source. The device can also be driven by a crystal using external load capacitors as a stand-alone generator. The SREF0 output is a reference clock output which is stronger to allow multiple ISA slots. Features • • • • • • Generator for periphary clock chips as companion device to CPU/SDRAM/PCI generator.
Published: |