Datasheet4U Logo Datasheet4U.com

ICS8516 - 1-TO-16 DIFFERENTIAL-TO-LVDS CLOCK DISTRIBUTION

Description

The ICS8516 is a low skew, high performance 1-to-16 Differential-to-LVDS Clock Distribution HiPerClockS™ Chip and a member of the HiPerClock S ™ family of High Performance Clock Solutions from ICS.

Features

  • Sixteen differential LVDS outputs.
  • CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL.
  • Maximum output frequency: 700MHz.
  • Translates any differential input signal (LVPECL, LVHSTL, SSTL, DCM) to LVDS levels without external bias networks.
  • Translates any single-ended input signal to LVDS with resistor bias on nCLK input.
  • Multiple output enable inputs for disabling unused outputs in reduced fanout.

📥 Download Datasheet

Datasheet Details

Part number ICS8516
Manufacturer Integrated Circuit Systems
File Size 204.09 KB
Description 1-TO-16 DIFFERENTIAL-TO-LVDS CLOCK DISTRIBUTION
Datasheet download datasheet ICS8516 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS8516I Clock Distribution Renesas
ICS85105I DIFFERENTIAL/LVCMOS-TO-0.7V HCSL FANOUT BUFFER Integrated Device Technology
ICS8512061I SINGLE CHANNEL 0.7V DIFFERENTIALTO-LVTTL TRANSCEIVER Integrated Device Technology
ICS851S201I Differential-to-HCSL Multiplexer Renesas
ICS851S201I 2:2 Differential-to-HCSL Multiplexer IDT

Other Datasheets by Integrated Circuit Systems

Part Number Description
ICS8516I 1-TO-16 DIFFERENTIAL-TO-LVDS CLOCK DISTRIBUTION
ICS85401 2:1 DIFFERENTIAL-TO-LVDS MULTIPLEXER
ICS854054 4:1 DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER
ICS854057 4:1 OR 2:1 LVDS CLOCK MULTIPLEXER
ICS854058AG DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER

Full PDF Text Transcription

Click to expand full text
Integrated Circuit Systems, Inc. ICS8516 LOW SKEW, 1-TO-16 DIFFERENTIAL-TO-LVDS CLOCK DISTRIBUTION CHIP FEATURES • Sixteen differential LVDS outputs • CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL • Maximum output frequency: 700MHz • Translates any differential input signal (LVPECL, LVHSTL, SSTL, DCM) to LVDS levels without external bias networks • Translates any single-ended input signal to LVDS with resistor bias on nCLK input • Multiple output enable inputs for disabling unused outputs in reduced fanout applications • LVDS compatible • Output skew: 90ps (maximum) • Part-to-part skew: 500ps (maximum) • Propagation delay: 2.4ns (maximum) • Additive phase jitter, RMS: 148fs (typical) • 3.
Published: |