Datasheet4U Logo Datasheet4U.com

ICS1524 - Dual Output Phase Controlled SSTL-3/PECL Clock Generator

Description

The ICS1524 is a low-cost, very high-performance frequency generator and phase controlled clock synthesizer.

It is perfectly suited to phase controlled clock synthesis and distribution as well as line-locked and genlocked applications.

Features

  • Wide input frequency range.
  • 8 kHz to 100 MHz 250 MHz balanced PECL differential outputs 150 MHz single-ended SSTL_3 clock outputs Dynamic Phase Adjust (DPA) for DPACLK outputs.
  • Software controlled phase adjustment.
  • 360o Adjustment down to 1/64 clock increments.
  • External or internal loop filter selection Uses 3.3 VDC Inputs are 5 volt tolerant. I2C-bus serial interface runs at either low spee.

📥 Download Datasheet

Datasheet Details

Part number ICS1524
Manufacturer Integrated Circuit Systems
File Size 394.46 KB
Description Dual Output Phase Controlled SSTL-3/PECL Clock Generator
Datasheet download datasheet ICS1524 Datasheet
Other Datasheets by Integrated Circuit Systems

Full PDF Text Transcription

Click to expand full text
Integrated Circuit Systems, Inc. ICS1524 Dual Output Phase Controlled SSTL_3/PECL Clock Generator General Description The ICS1524 is a low-cost, very high-performance frequency generator and phase controlled clock synthesizer. It is perfectly suited to phase controlled clock synthesis and distribution as well as line-locked and genlocked applications. The ICS1524 offers two channels of clock phase controlled outputs; CLK and DPACLK. These two output channels have both 250 MHz PECL differential and 150 MHz SSTL_3 single-ended output pins. The CLK output channel has a fixed phase relationship to the PLL’s input and the DPACLK uses the Dynamic Phase Adjust circuitry to allow control of the clock phase relative to input signal.
Published: |