Datasheet4U Logo Datasheet4U.com

IS61SP12832 Datasheet 128k X 32 Synchronous Pipelined Static Ram

Manufacturer: Integrated Circuit Solution

Overview: IS61SP12832 128K x 32 SYNCHRONOUS PIPELINED STATIC RAM.

General Description

The ICSI IS61SP12832 is a high-speed, low-power synchro- nous static RAM designed to provide a burstable, high-performance, secondary cache for the Pentium™, 680X0™, and PowerPC™ microprocessors.

It is organized as 131,072 words by 32 bits, fabricated with ICSI's advanced CMOS technology.

The device integrates a 2-bit burst counter, highspeed SRAM core, and high-drive capability outputs into a single monolithic circuit.

Key Features

  • Internal self-timed write cycle.
  • Individual Byte Write Control and Global Write.
  • Clock controlled, registered address, data and control.
  • Pentium™ or linear burst sequence control using MODE input.
  • Three chip enables for simple depth expansion and address pipelining.
  • Common data inputs and data outputs.
  • JEDEC 100-Pin LQFP and 119-pin PBGA package.
  • Single +3.3V, +10%,.
  • 5% power supply.
  • Power-down snooze mode.

IS61SP12832 Distributor & Price

Compare IS61SP12832 distributor prices and check real-time stock availability from major suppliers. Prices and inventory may vary by region and order quantity.