DESCRIPTION
APRIL 2018
2Mx36 and 4Mx18 configuration available.
Separate independent read and write ports with
concurrent read and write operations.
Max. 400 MHz clock for high bandwidth
Synchronous pipeline read with late write operation.
Double Data Rate (DDR) interface for read and
w.