IS61LF12832EC Datasheet

IS61LF12832EC Description

APRIL 2017  Internal self-timed write cycle  Individual Byte Write Control and Global Write  Clock controlled, registered address, data and control  Burst sequence control using MODE input  Three chip enable option for simple depth expansion and address pipelining  mon data inputs and data outputs  Auto Power-down during deselect The 4Mb product family.