* Clock frequency: 200, 166, 143, 133 MHz
* Fully synchronous; all signals referenced to a positive clock edge
* Internal bank for hiding row access/precharge.

where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system o.

The 64Mb SDRAM is a high speed CMOS, dynamic random-access memory designed to operate in 3.3V memory systems containing 67,108,864 bits. Internally configured as a quad-bank DRAM with a synchronous interface. Each 16,777,216-bit bank is organized as .

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts