IS43LR32100C sdram equivalent, 512k x 32bits x 2banks mobile ddr sdram.
* JEDEC standard 1.8V power supply
* Two internal banks for concurrent operation
* MRS cycle with address key programs
- CAS latency 2, 3 (clock) - Burst leng.
where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system o.
The IS43/46LR32100C is 33,554,432 bits CMOS Mobile Double Data Rate Synchronous DRAM organized as 2 banks of 524,288 words x 32 bits. This product uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture.
Image gallery
TAGS
Manufacturer
Related datasheet
Download (Size : 1.16MB)