Datasheet4U Logo Datasheet4U.com

IDT54FCT16H501AT - FAST CMOS 18-BIT REGISTERED TRANSCEIVER

Download the IDT54FCT16H501AT datasheet PDF. This datasheet also covers the IDT54FCT16H501 variant, as both devices belong to the same fast cmos 18-bit registered transceiver family and are provided as variant models within a single manufacturer datasheet.

Features

  • CMOS technology. These high-speed, low-power 18-bit reg-.
  • Common features: istered bus transceivers combine D-type latches and D-type.
  • 0.5 MICRON CMOS Technology flip-flops to allow data flow in transparent, latched and clocked.
  • High-speed, low-power CMOS replacement for ABT functions modes. Data flow in each direction is controlled by output- enable (OEAB and OEBA), latch enable (LEAB and LEBA).
  • Typical tSK(o) (Output Skew) < 250ps and clock (CLKAB.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (IDT54FCT16H501_IntegratedDeviceTechnology.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number IDT54FCT16H501AT
Manufacturer IDT
File Size 140.43 KB
Description FAST CMOS 18-BIT REGISTERED TRANSCEIVER
Datasheet download datasheet IDT54FCT16H501AT Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Integrated Device Technology, Inc. FAST CMOS 18-BIT REGISTERED TRANSCEIVER IDT54/74FCT16501AT/CT/ET IDT54/74FCT162501AT/CT/ET IDT54/74FCT162H501AT/CT/ET FEATURES: CMOS technology. These high-speed, low-power 18-bit reg- • Common features: istered bus transceivers combine D-type latches and D-type – 0.5 MICRON CMOS Technology flip-flops to allow data flow in transparent, latched and clocked – High-speed, low-power CMOS replacement for ABT functions modes. Data flow in each direction is controlled by output- enable (OEAB and OEBA), latch enable (LEAB and LEBA) – Typical tSK(o) (Output Skew) < 250ps and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, – Low input and output leakage ≤ 1µA (max.) the device operates in transparent mode when LEAB is HIGH.
Published: |