Download the IDT49FCT805A datasheet PDF.
This datasheet also covers the IDT49FCT805 variant, as both devices belong to the same fast cmos buffer/clock driver family and are provided as variant models within a single manufacturer datasheet.
General Description
The 49FCT805 is a non-inverting buffer/clock driver built using advanced dual metal CMOS technology.
Each bank consists of two banks of drivers.
Each bank drives five output buffers from a standard TTL compatible input.
Key Features
0.5 MICRON CMOS Technology.
Guaranteed low skew < 700ps (max. ).
Low duty cycle distortion < 1ns (max. ).
Low CMOS power levels.
TTL compatible inputs and outputs.
Rail-to-rail output voltage swing.
High drive: -24mA IOH, +64mA IOL.
Two independent output banks with 3-state control.
Note: The manufacturer provides a single datasheet file (IDT49FCT805_IntegratedDeviceTechnology.pdf) that lists specifications for multiple related part numbers.
Full PDF Text Transcription for IDT49FCT805A (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
IDT49FCT805A. For precise diagrams, and layout, please refer to the original PDF.
IDT49FCT805/A FAST CMOSBUFFER/CLOCKDRIVER COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGE FAST CMOS BUFFER/CLOCK DRIVER IDT49FCT805/A FEATURES: • 0.5 MICRON CMOS Technology •...
View more extracted text
ER/CLOCK DRIVER IDT49FCT805/A FEATURES: • 0.5 MICRON CMOS Technology • Guaranteed low skew < 700ps (max.) • Low duty cycle distortion < 1ns (max.) • Low CMOS power levels • TTL compatible inputs and outputs • Rail-to-rail output voltage swing • High drive: -24mA IOH, +64mA IOL • Two independent output banks with 3-state control • 1:5 fanout per bank • "Heartbeat" monitor output • Available in SSOP and SOIC packages DESCRIPTION: The 49FCT805 is a non-inverting buffer/clock driver built using advanced dual metal CMOS technology. Each bank consists of two banks of drivers. Each bank drives five output buffers from a standard
IDT49FCT805A Datasheet
