• Differential clock signals
• Meets SSTL_2 signal data • Supports SSTL_2 class I specifications on outputs • Low-voltage operation
- VDD = 2.3V to 2.7V • Available in 64 pin TSSOP and 56 pin MLF pac.
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Avg. rating / M
:
1
