▪ 2 programmable output pairs plus 1 LVCMOS REF output ▪ 1 integer, fractional or spread spectrum output frequency per configuration ▪ 10MHz –325MHz LVDS or LP-HCSL outputs ▪ 10MHz –200MHz .
File Size : 238.48KB ·
4 hits
