Datasheet4U Logo Datasheet4U.com

9FGV0841 - 8-Output Very Low-Power PCIe Gen1-4 Clock Generator

Description

The 9FGV0841 is a member of IDT's SOC-Friendly 1.8V Very-Low-Power PCIe clock family.

It has integrated output terminations providing Zo=100 for direction connection to 100 transmission lines.

Features

  • 8 - 100MHz Low-Power (LP) HCSL DIF pairs w/Zo=100.
  • 1 - 1.8V LVCMOS REF output w/Wake-On-LAN (WOL) support Key Specifications.
  • DIF cycle-to-cycle jitter.

📥 Download Datasheet

Datasheet Details

Part number 9FGV0841
Manufacturer IDT
File Size 257.04 KB
Description 8-Output Very Low-Power PCIe Gen1-4 Clock Generator
Datasheet download datasheet 9FGV0841 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
9FGV0841 Very Low-Power PCIe Gen1-4 Clock Generator Renesas
9FGV0241 VERY LOW POWER PCIE GEN 1-2-3-4 CLOCK GENERATOR Renesas
9FGV0441 4-OUTPUT VERY LOW POWER PCIE GEN 1-4 CLOCK GENERATOR Renesas
9FGV0631C 6-Output Very Low-Power PCIe Gen 1-2-3-4 Clock Generator Renesas
9FGV1001C Programmable PhiClock Generators Renesas

Other Datasheets by IDT

Part Number Description
9FGV0831 8-Output Very Low-Power PCIe Gen 1-2-3-4 Clock Generator
9FGV0231 2-OUTPUT VERY LOW POWER PCIE GEN1-2-3 CLOCK GENERATOR
9FGV0241 2-OUTPUT VERY LOW POWER PCIE GEN1/2/3 CLOCK GENERATOR
9FGV0431 4-OUTPUT VERY LOW POWER PCIE GEN1-2-3 CLOCK GENERATOR
9FGV0441 4-OUTPUT VERY LOW POWER PCIE GEN1-2-3 CLOCK GENERATOR

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
8-O/P 1.8V PCIe Gen 1-2-3 Clock Generator w/Zo=100ohms 9FGV0841 DATASHEET Description The 9FGV0841 is a member of IDT's SOC-Friendly 1.8V Very-Low-Power PCIe clock family. It has integrated output terminations providing Zo=100 for direction connection to 100 transmission lines. The device has 8 output enables for clock management, 2 different spread spectrum levels in addition to spread off and 2 selectable SMBus addresses. Recommended Application 1.8V PCIe Gen1-2-3 clock generator Output Features • 8 - 100MHz Low-Power (LP) HCSL DIF pairs w/Zo=100 • 1 - 1.8V LVCMOS REF output w/Wake-On-LAN (WOL) support Key Specifications • DIF cycle-to-cycle jitter <50ps • DIF output-to-output skew <50ps • DIF phase jitter is PCIe Gen1-2-3 compliant • REF phase jitter is < 1.
Published: |