8P34S1106I 1:6 LVDS Output 1.8V Fanout Buffer
• Six low skew, low additive jitter LVDS output pairs
• One differential clock input pair
• Differential CLK, nCLK pair can accept the following differential
.
demanding well-defined performance and repeatability. One differential input and six low skew outputs are available. The.
Image gallery
Download