Note: Below is a high-fidelity text extraction (approx. 800 characters) for
8312I. For precise diagrams, and layout, please refer to the original PDF.
Low Skew, 1-to-12 LVCMOS/LVTTL Fanout Buffer 8312I Datasheet General Description The 8312I is a low skew, 1-to-12 LVCMOS/ LVTTL Fanout Buffer and a member of the family o...
View more extracted text
skew, 1-to-12 LVCMOS/ LVTTL Fanout Buffer and a member of the family of High Performance Clock Solutions from IDT. The 8312I single-ended clock input accepts LVCMOS or LVTTL input levels. The low impedance LVCMOS outputs are designed to drive 50 series or parallel terminated transmission lines. The effective fanout can be increased from 12 to 24 by utilizing the ability of the outputs to drive two series terminated lines. The 8312I is characterized at full 3.3V, 2.5V, and 1.8V, mixed 3.3V/2.5V, 3.3V/1.8V and 2.5V/1.8V output operating supply modes. Guaranteed output and part-to-part skew characteristics along with the 1.
8312I Datasheet
