Datasheet4U Logo Datasheet4U.com

524S - Low Skew 1 to 4 Clock Buffer

General Description

The 524S is a low skew, single input to four output, clock buffer.

The 524S has best in class additive phase Jitter of sub 50 fsec.

IDT makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks.

Key Features

  • Low additive phase jitter RMS: 50fs.
  • Extremely low skew outputs (50ps).
  • Low cost clock buffer.
  • Packaged in 8-pin SOIC and 8-pin DFN, Pb-free.
  • Input/Output clock frequency up to 200 MHz.
  • Non-inverting output clock.
  • Ideal for networking clocks.
  • Operating Voltages: 1.8V to 3.3V.
  • Advanced, low power CMOS process.
  • Extended temperature range (-40°C to +105°C) Block Diagram ICLK Q0 Q1 Q2 Q3 524S.

📥 Download Datasheet

Datasheet Details

Part number 524S
Manufacturer IDT
File Size 163.94 KB
Description Low Skew 1 to 4 Clock Buffer
Datasheet download datasheet 524S Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
524S Low Skew 1 to 4 Clock Buffer Renesas
5241 Quad Digitally Programmable Potentiometers (DPP) with 64 Taps and 2-wire Interface Catalyst Semiconductor
52421 SOLID STATE THERMOSTAT CONTROLLER Micropac Industries
5242300 ARINC 629 SERIAL INTERFACE MODULE (SIM) Aeroflex Circuit Technology
5242500 ARINC 629 CTRRENT MODE COUPLER (CMC) Aeroflex Circuit Technology

Other Datasheets by IDT

Part Number Description

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Low Skew 1 to 4 Clock Buffer 524S DATASHEET Description The 524S is a low skew, single input to four output, clock buffer. The 524S has best in class additive phase Jitter of sub 50 fsec. IDT makes many non-PLL and PLL based low skew output devices as well as Zero Delay Buffers to synchronize clocks. Contact us for all of your clocking needs. Features • Low additive phase jitter RMS: 50fs • Extremely low skew outputs (50ps) • Low cost clock buffer • Packaged in 8-pin SOIC and 8-pin DFN, Pb-free • Input/Output clock frequency up to 200 MHz • Non-inverting output clock • Ideal for networking clocks • Operating Voltages: 1.8V to 3.