File Size : 560.43KB ·
2 hits
•
•
•
•
•
•
• VDD, VDDQ = 2.6V +/- 0.1V All inputs and outputs are compatible with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transaction aligned to bidirectional data strobe (DQS)
•
•
•
• All addresses and control inputs.
