HY57V161610FT-5I Datasheet, Hynix Semiconductor

*
*
*
*
*
* Voltage: VDD, VDDQ 3.3V supply voltage All device pins are compatible with LVTTL interface JEDEC standard 400mil 50pin TSOP-II with 0..

which require large memory density and high bandwidth. HY57V161610F-Series is organized as 2banks of 524,288x16. HY57V16.

and is subject to change without notice. Hynix does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 1.0 / Apr. 2006 1 Synchronous DRAM Memory 16Mbit (1Mx16bit) HY57V161610FT(P)-xx(I) Series 11 DESC.

HY57V161610FT-5

HY57V161610FT-6

HY57V161610FT-6I

HY57V161610FT-7

HY57V161610FT-7I

HY57V161610FT-H

HY57V161610FT-HI

HY57V161610FTP-5

HY57V161610FTP-5I

HY57V161610FTP-6

HY57V161610FTP-6I

HY57V161610FTP-7

HY57V161610FTP-7I