HT24LC64 eeprom equivalent, cmos 64k 2-wire serial eeprom.
* Serial clock (SCL)
The SCL input is used for positive edge clock data into each EEPROM device and negative edge clock data out of each device.
* Serial data (SDA)
stable whenever the clock line is high. Changes in data line while the cloc.
Image gallery
TAGS
Download (Size : 511.47KB)