Datasheet4U Logo Datasheet4U.com

HD74HC114 - Dual J-K Flip-Flops

Description

This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse.

each flip-flop has independent J, K and preset inputs and Q and Q outputs.

Two flip-flops are controlled by a common clear and a common clock.

Features

  • High Speed Operation: tpd (Clock to Q) = 18 ns typ (CL = 50 pF) High Output Current: Fanout of 10 LSTTL Loads Wide Operating Voltage: VCC = 2 to 6 V Low Input Current: 1 µA max Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C) HD74HC114 Function Table Inputs Preset L H L H H H H H H H Note: Clear H L L H H H H H H H L H Clock X X X J X X X L L H H X X X K X X X L H L H X X X Output Q H L H.
  • 1 Q L H H.
  • 1 No change L H Tog.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74HC11 Triple 3-input AND Gates Renesas
HD74HC112 Dual J-K Flip-Flops Renesas
HD74HC113 Dual J-K Flip-Flops Renesas
HD74HC10 Triple 3-input NAND Gates Renesas
HD74HC107 Dual J-K Flip-Flops Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74HC11 Triple 3-input AND Gates
HD74HC112 Dual J-K Flip-Flops
HD74HC113 Dual J-K Flip-Flops
HD74HC10 Triple 3-input NAND Gates
HD74HC107 Dual J-K Flip-Flops

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74HC114 Dual J-K Flip-Flops (with Preset, Common Clear and Common Clock) Description This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse. each flip-flop has independent J, K and preset inputs and Q and Q outputs. Two flip-flops are controlled by a common clear and a common clock. Preset and clear are independent of the clock and accomplished by a low logic level on the corresponding input.
Published: |