Datasheet4U Logo Datasheet4U.com

HD74BC534A - Octal D Type Flip Flops With 3 State Outputs

Description

The HD74BC534A provides high drivability and operation equal to or better than high speed bipolar standard logic IC by using Bi-CMOS process.

Features

  • low power dissipation that is about 1/5 of high speed bipolar logic IC, when the frequency is 10 MHz. The device has eight edge triger D type flip flop with three state outputs in a 20 pin package. Data at the D inputs meeting set up reguirements, are transferred to the Q outputs on positive going transitions of the clock input. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again. When a high logic level is applied to the out.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HD74BC540A Octal Buffers/Line Drivers Renesas
HD74BC541A Octal Buffers/Line Drivers Renesas
HD74BC573A Octal D Type Transparent Latches Renesas
HD74BC574A Octal D Type Flip Flops Renesas
HD74BC240A Octal Buffers/Line Drivers Renesas

Other Datasheets by Hitachi Semiconductor (now Renesas)

Part Number Description
HD74BC533A Octal D Type Transparent Latches With 3 State Outputs
HD74BC540A Octal Buffers/Line Drivers With 3 State Outputs
HD74BC541A Octal Buffers/Line Drivers With 3 State Outputs
HD74BC563A Octal D Type Transparent Latches With 3 State Outputs
HD74BC564A Octal D Type Flip Flops With 3 State Outputs

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HD74BC534A Octal D Type Flip Flops With 3 State Outputs ADE-205-012 (Z) Rev. 0 June 1993 Description The HD74BC534A provides high drivability and operation equal to or better than high speed bipolar standard logic IC by using Bi-CMOS process. The device features low power dissipation that is about 1/5 of high speed bipolar logic IC, when the frequency is 10 MHz. The device has eight edge triger D type flip flop with three state outputs in a 20 pin package. Data at the D inputs meeting set up reguirements, are transferred to the Q outputs on positive going transitions of the clock input. When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enable returns high again.
Published: |