* On-Chip ECC with virtually zero SER
* Configurable Read Latency (3.0 or 2.0 cycles)
* Simultaneous Read and Write SigmaQuad-IIIe™ Interface
* Separate I.

Symbol Description SA D[35:0] Q[35:0] QVLD[1:0] CK, CK KD[1:0], KD[1:0] CQ[1:0], CQ[1:0] Address—Read or Write Address is registered on ↑CK. Write Data—Registered on ↑KD and ↑KD during Write operations. D[17:0]—x18 and x36. D[35:18]—x36 only. Rea.

GS8673ED18BK

GS8673ED36BGK

GS8673ED36BK

GS8673EQ18BGK

GS8673EQ18BK

GS8673EQ36BGK

GS8673EQ36BK

GS8673ET18BGK

GS8673ET18BK

GS8673ET36BGK

GS8673ET36BK

GS8672D18BE

GS8672D19BE

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts