* Simultaneous Read and Write SigmaQuad™ Interface
* JEDEC-standard pinout and package
* Dual Double Data Rate interface
* Byte Write controls sampled at .

where alternating reads and writes are needed. Therefore, the SigmaQuad-II SRAM interface and truth table are optimized .

Table Symbol SA NC R W BW BW0
  –BW3 NW0
  –NW1 K K C C TMS TDI TCK TDO VREF ZQ Qn Dn Doff CQ CQ VDD VDDQ VSS Note: NC = Not Connected to die or any other pin Description Synchronous Address Inputs No Connect Synchronous Re.

GS8662Q36E-200

GS8662Q36E-167

GS8662Q36E-300

GS8662Q08E-167

GS8662Q08E-200

GS8662Q08E-250

GS8662Q08E-300

GS8662Q09E-167

GS8662Q09E-200

GS8662Q09E-250

GS8662Q09E-300

GS8662Q18E-167

GS8662Q18E-200

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts