Datasheet4U Logo Datasheet4U.com

GS8662DT20BD - 72Mb SigmaQuad-II+ Burst of 4 SRAM

This page provides the datasheet information for the GS8662DT20BD, a member of the GS8662DT06BD-500 72Mb SigmaQuad-II+ Burst of 4 SRAM family.

Description

Table Symbol Description Type Comments SA Synchronous Address Inputs Input R Synchronous Read Input Active Low W Synchronous Write Input Active Low BW0 BW3 Synchronous Byte Writes Input Active Low NW0 NW1 Synchronous Nybble Writes Input Active Low (x8 onl

Features

  • 2.5 Clock Latency.
  • Simultaneous Read and Write SigmaQuad™ Interface.
  • JEDEC-standard pinout and package.
  • Dual Double Data Rate interface.
  • Byte Write controls sampled at data-in time.
  • Burst of 4 Read and Write.
  • Dual-Range On-Die Termination (ODT) on Data (D), Byte Write (BW), and Clock (K, K) intputs.
  • 1.8 V +100/.
  • 100 mV core power supply.
  • 1.5 V or 1.8 V HSTL Interface.
  • Pipelined read operation.

📥 Download Datasheet

Datasheet preview – GS8662DT20BD

Datasheet Details

Part number GS8662DT20BD
Manufacturer GSI Technology
File Size 246.23 KB
Description 72Mb SigmaQuad-II+ Burst of 4 SRAM
Datasheet download datasheet GS8662DT20BD Datasheet
Additional preview pages of the GS8662DT20BD datasheet.

📁 Similar Datasheet

  • GS8631 - 6-MHZ CMOS Rail-to-Rail I/O Opamps (GAINSIL)
  • GS8631N - 6-MHZ CMOS Rail-to-Rail I/O Opamps (GAINSIL)
  • GS8631Y - 6-MHZ CMOS Rail-to-Rail I/O Opamps (GAINSIL)
  • GS8632 - 6-MHZ CMOS Rail-to-Rail I/O Opamps (GAINSIL)
  • GS8634 - 6-MHZ CMOS Rail-to-Rail I/O Opamps (GAINSIL)
  • GS864272C-xxxV - (GS8642xxB/C-xxxV) 4M x 18 ( 2M x 36)
  • GS8000 - DVI / HDMI Extender (Gennum Corporation)
  • GS8041 - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
  • GS8042 - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
  • GS8043 - 14.5KHZ CMOS Rail-to-Rail I/O Opamp (GAINSIL)
Other Datasheets by GSI Technology

Full PDF Text Transcription

Click to expand full text
165-Bump BGA Commercial Temp Industrial Temp GS8662DT20/38BD-550/500/450/400/350 GS8662DT06/11BD-500/450/400/350 72Mb SigmaQuad-II+TM Burst of 4 SRAM 550 MHz–350 MHz 1.8 V VDD 1.8 V or 1.5 V I/O Features • 2.5 Clock Latency • Simultaneous Read and Write SigmaQuad™ Interface • JEDEC-standard pinout and package • Dual Double Data Rate interface • Byte Write controls sampled at data-in time • Burst of 4 Read and Write • Dual-Range On-Die Termination (ODT) on Data (D), Byte Write (BW), and Clock (K, K) intputs • 1.8 V +100/–100 mV core power supply • 1.5 V or 1.8 V HSTL Interface • Pipelined read operation • Fully coherent read and write pipelines • ZQ pin for programmable output drive strength • Data Valid Pin (QVLD) Support • IEEE 1149.
Published: |