GS864032T-300 Datasheet, GSI Technology

* FT pin for user-configurable flow through or pipeline operation
* Single Cycle Deselect (SCD) operation
* 2.5 V or 3.3 V +10%/
  –10% core powe.

* JEDEC-standard 100-lead TQFP package
* RoHS-compliant 100-lead TQFP package available Functional Description A.

Applications The GS864018/32/36T is a 75,497,472-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supportin.

GS864032T-167

GS864032T-200

GS864032T-250

GS864032T-xxxV

GS864036RT

GS864036T-167

GS864036T-200

GS864036T-250

GS864036T-300

GS864036T-xxxV

GS864018RT

GS864018T-167

GS864018T-200