Download the GS8342Q18E-250 datasheet PDF.
This datasheet also covers the GS8342Q08E-300 variant, as both devices belong to the same 36mb sigmaquad-ii burst of 2 sram family and are provided as variant models within a single manufacturer datasheet.
Description
Table
Symbol
SA NC R W
BW
Description
Synchronous Address Inputs No Connect
Synchronous Read Synchronous Write
Synchronous Byte Write
BW0
BW3
Synchronous Byte Writes
NW0
NW1
Nybble Write Control Pin
K Input Clock
K Input Clock
C Output Clock
C Output Clock
TMS Test Mode Sel
Features
- Simultaneous Read and Write SigmaQuad™ Interface.
- JEDEC-standard pinout and package.
- Dual Double Data Rate interface.
- Byte Write controls sampled at data-in time.
- Burst of 2 Read and Write.
- 1.8 V +100/.
- 100 mV core power supply.
- 1.5 V or 1.8 V HSTL Interface.
- Pipelined read operation.
- Fully coherent read and write pipelines.
- ZQ pin for programmable output drive strength.
- IEEE 1149.1 JTAG-co.