Datasheet4U Logo Datasheet4U.com

GS8342D38BD - 36Mb SigmaQuad-II+ Burst of 4 SRAM

Download the GS8342D38BD datasheet PDF. This datasheet also covers the GS8342D06BD-550 variant, as both devices belong to the same 36mb sigmaquad-ii+ burst of 4 sram family and are provided as variant models within a single manufacturer datasheet.

Description

Table Symbol Description Type Comments SA Synchronous Address Inputs Input R Synchronous Read Input Active Low W Synchronous Write Input Active Low BW0 BW3 Synchronous Byte Writes Input Active Low NW0 NW1 Synchronous Nybble Writes Input Active Low (x8 onl

Features

  • 2.5 Clock Latency.
  • Simultaneous Read and Write SigmaQuad™ Interface.
  • JEDEC-standard pinout and package.
  • Dual Double Data Rate interface.
  • Byte Write controls sampled at data-in time.
  • Burst of 4 Read and Write.
  • On-Die Termination (ODT) on Data (D), Byte Write (BW), and Clock (K, K) intputs.
  • 1.8 V +100/.
  • 100 mV core power supply.
  • 1.5 V or 1.8 V HSTL Interface.
  • Pipelined read operation.
  • Fully c.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (GS8342D06BD-550-GSITechnology.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number GS8342D38BD
Manufacturer GSI Technology
File Size 216.48 KB
Description 36Mb SigmaQuad-II+ Burst of 4 SRAM
Datasheet download datasheet GS8342D38BD Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
165-Bump BGA Commercial Temp Industrial Temp GS8342D06/11/20/38BD-550/500/450/400/350 36Mb SigmaQuad-II+TM Burst of 4 SRAM 550 MHz–350 MHz 1.8 V VDD 1.8 V or 1.5 V I/O Features • 2.5 Clock Latency • Simultaneous Read and Write SigmaQuad™ Interface • JEDEC-standard pinout and package • Dual Double Data Rate interface • Byte Write controls sampled at data-in time • Burst of 4 Read and Write • On-Die Termination (ODT) on Data (D), Byte Write (BW), and Clock (K, K) intputs • 1.8 V +100/–100 mV core power supply • 1.5 V or 1.8 V HSTL Interface • Pipelined read operation • Fully coherent read and write pipelines • ZQ pin for programmable output drive strength • Data Valid Pin (QVLD) Support • IEEE 1149.
Published: |