* FT pin for user-configurable flow through or pipeline operation
* Single Cycle Deselect (SCD) operation
* 2.5 V or 3.3 V +10%/
  –10% core powe.

* JEDEC-standard 100-lead TQFP package
* Pb-Free 100-lead TQFP package available Functional Description Applicat.

Applications The GS832018/32/36T is a 37,748,736-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applicati.

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts