Datasheet4U Logo Datasheet4U.com

GS81302S09GE - 144Mb SigmaSIO DDR -II Burst of 2 SRAM

Download the GS81302S09GE datasheet PDF. This datasheet also covers the GS81302S08E-375 variant, as both devices belong to the same 144mb sigmasio ddr -ii burst of 2 sram family and are provided as variant models within a single manufacturer datasheet.

Description

Table Symbol Description Type Comments SA Synchronous Address Inputs Input R/W Read/Write Contol Pin Input Write Active Low; Read Active High NW0 NW1 Synchronous Nybble Writes Input Active Low x08 Version BW0 BW1 Synchronous Byte Writes Input Active Low x18

Features

  • Simultaneous Read and Write SigmaSIO™ Interface.
  • JEDEC-standard pinout and package.
  • Dual Double Data Rate interface.
  • Byte Write controls sampled at data-in time.
  • DLL circuitry for wide output data valid window and future frequency scaling.
  • Burst of 2 Read and Write.
  • 1.8 V +100/.
  • 100 mV core power supply.
  • 1.5 V or 1.8 V HSTL Interface.
  • Pipelined read operation.
  • Fully coherent read and write pipelines.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (GS81302S08E-375-GSITechnology.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number GS81302S09GE
Manufacturer GSI Technology
File Size 496.83 KB
Description 144Mb SigmaSIO DDR -II Burst of 2 SRAM
Datasheet download datasheet GS81302S09GE Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
GS81302S08/09/18/36E-375/350/333/300/250 165-Bump BGA Commercial Temp Industrial Temp 144Mb SigmaSIOTM DDR -II Burst of 2 SRAM 375 MHz–250 MHz 1.8 V VDD 1.8 V and 1.5 V I/O Features • Simultaneous Read and Write SigmaSIO™ Interface • JEDEC-standard pinout and package • Dual Double Data Rate interface • Byte Write controls sampled at data-in time • DLL circuitry for wide output data valid window and future frequency scaling • Burst of 2 Read and Write • 1.8 V +100/–100 mV core power supply • 1.5 V or 1.8 V HSTL Interface • Pipelined read operation • Fully coherent read and write pipelines • ZQ mode pin for programmable output drive strength • IEEE 1149.
Published: |