Datasheet4U Logo Datasheet4U.com

MBM29LV001BC - 1M (128K x 8) BIT FLASH MEMORY

Description

The MBM29LV001TC/BC are a 1M-bit, 3.0 V-only Flash memory organized as 128K bytes of 8 bits each.

The MBM29LV001TC/BC are offered in a 32-pin TSOP(I) and 32-pin PLCC packages.

These devices are designed to be programmed in-system with the standard system 3.0 V VCC supply.

Features

  • Single 3.0 V read, program, and erase Minimizes system level power requirements.
  • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs.
  • Compatible with JEDEC-standard world-wide pinouts 32-pin TSOP(I) (Package suffix: PFTN.
  • Normal Bend Type, PFTR.
  • Reversed Bend Type) 32-pin PLCC (Package suffix: PD).
  • Minimum 100,000 program/erase cycles.
  • High performance 55 ns maximum access time.
  • Sector erase archi.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MBM29LV001BC-55 1M (128K x 8) BIT FLASH MEMORY Fujitsu
MBM29LV001BC-70 1M (128K x 8) BIT FLASH MEMORY Fujitsu
MBM29LV001TC-55 1M (128K x 8) BIT FLASH MEMORY Fujitsu
MBM29LV001TC-70 1M (128K x 8) BIT FLASH MEMORY Fujitsu
MBM29LV002BC-12 2M (256K x 8) BIT FLASH MEMORY Fujitsu

Other Datasheets by Fujitsu Semiconductor Limited

Part Number Description
MBM29LV001TC 1M (128K x 8) BIT
MBM29LV002BC 2M (256K x 8) BIT FLASH MEMORY
MBM29LV002TC 2M (256K x 8) BIT
MBM29LV004BC 4M (512K x 8) BIT FLASH MEMORY
MBM29LV004TC 4M (512K X 8) BIT

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
FUJITSU SEMICONDUCTOR DATA SHEET DS05-20861-3E FLASH MEMORY CMOS 1M (128K × 8) BIT MBM29LV001TC-55/-70/MBM29LV001BC-55/-70 s FEATURES • Single 3.0 V read, program, and erase Minimizes system level power requirements • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs • Compatible with JEDEC-standard world-wide pinouts 32-pin TSOP(I) (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type) 32-pin PLCC (Package suffix: PD) • Minimum 100,000 program/erase cycles • High performance 55 ns maximum access time • Sector erase architecture One 8K byte, two 4K bytes, and seven 16K bytes Any combination of sectors can be concurrently erased.
Published: |