1. CPU • • • • • • • • • • • 32-bit RISC (FR30) , load/store architecture, 5-level pipeline Multi-purpose register : 32 bits × 16 16-bit fixed length instructions (basic instructions) , 1 instruction .
·
1
