Datasheet4U Logo Datasheet4U.com

MB81F643242C - 4 X 512 K X 32 BIT SYNCHRONOUS DYNAMIC RAM

Description

The Fujitsu MB81F643242C is a CMOS Synchronous Dynamic Random Access Memory (SDRAM) containing 67,108,864 memory cells accessible in a 32-bit format.

Features

  • a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence. The MB81F643242C SDRAM is designed to reduce the complexity of using a standard dynamic RAM (DRAM) which requires many control signal timing constraints, and may improve data bandwidth of memory as much as 5 times more than a conventional DRAM. The MB81F643242C is ideally suited for workstations, personal.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MB81F641642C 4 x 1 M x 16 BIT SYNCHRONOUS DYNAMIC RAM Fujitsu
MB81F641642C-103FN 4 x 1 M x 16 BIT SYNCHRONOUS DYNAMIC RAM Fujitsu
MB81F641642D 4 x 1M x 16-Bit SDRAM Fujitsu Microelectronics
MB81F161622B 2 x 512K x 16-Bit SDRAM Fujitsu
MB81F161622C 2 x 512K x 16-Bit SDRAM Fujitsu

Other Datasheets by Fujitsu Semiconductor Limited

Part Number Description
MB81C4251 1M-Bit Dual Port CMOS DRAM
MB81C4253 1M-Bit Dual Port CMOS DRAM
MB81C4256A 256K x 4-Bit Fast Page Mode Low Power DRAM
MB81C81A CMOS 256K-BIT HIGH-SPEED SRAM
MB81C84A CMOS 256K-BIT HIGH-SPEED SRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
FUJITSU SEMICONDUCTOR DATA SHEET ADVANCED INFO. AE0.1E MEMORY CMOS 4 × 512 K × 32 BIT SYNCHRONOUS DYNAMIC RAM MB81F643242C-60/-70/-10 CMOS 4-Bank × 524,288-Word × 32 Bit Synchronous Dynamic Random Access Memory s DESCRIPTION The Fujitsu MB81F643242C is a CMOS Synchronous Dynamic Random Access Memory (SDRAM) containing 67,108,864 memory cells accessible in a 32-bit format. The MB81F643242C features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.
Published: |