Datasheet4U Logo Datasheet4U.com

MBM29DL800TA-70 - 8M (1M x 8/512K x 16) BIT FLASH MEMORY

Download the MBM29DL800TA-70 datasheet PDF. This datasheet also covers the MBM29DL800TA variant, as both devices belong to the same 8m (1m x 8/512k x 16) bit flash memory family and are provided as variant models within a single manufacturer datasheet.

Features

  • Single 3.0 V read, program, and erase Minimizes system level power requirements.
  • Simultaneous operations Read-while-Erase or Read-while-Program.
  • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs.
  • Compatible with JEDEC-standard world-wide pinouts (Pin compatible with MBM29LV800TA/BA) 48-pin TSOP(I) (Package suffix: PFTN.
  • Normal Bend Type, PFTR.
  • Reversed Bend Type) 48-ball FBGA (Package suffix: PBT).
  • Minim.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (MBM29DL800TA_FujitsuMediaDevices.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
FUJITSU SEMICONDUCTOR DATA SHEET DS05-20860-3E FLASH MEMORY CMOS 8M (1M × 8/512K × 16) BIT MBM29DL800TA-70/-90/-12/MBM29DL800BA-70/-90/-12 s FEATURES • Single 3.0 V read, program, and erase Minimizes system level power requirements • Simultaneous operations Read-while-Erase or Read-while-Program • Compatible with JEDEC-standard commands Uses same software commands as E2PROMs • Compatible with JEDEC-standard world-wide pinouts (Pin compatible with MBM29LV800TA/BA) 48-pin TSOP(I) (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type) 48-ball FBGA (Package suffix: PBT) • Minimum 100,000 program/erase cycles • High performance 70 ns maximum access time • Sector erase architecture Two 16K byte, four 8K bytes, two 32K byte, and fourteen 64K bytes.