. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 1.3 Functional Pin Description . .

Format update to current publication standards Figure 11-1. Mask Option Register (MOR) — Definition of bit 6 corrected. Updated to meet Freescale identity guidelines. Page Number(s) N/A 92 Throughout Freescale™ and the Freescale logo are trademarks.

Since 2006. D4U Semicon.   |   Contact Us   |   Privacy Policy   |   Purchase of parts