in processor registers, as shown in Table 1. The context-synchronizing instructions ensure that the following conditions occur:
•
• Instruction dispatching is halted. The sc instruction also ensures that no higher priority exception exists. All previously issued instructions have completed, at least.