Datasheet4U Logo Datasheet4U.com

NC7WP04 - TinyLogic ULP Dual Inverter

General Description

The NC7WP04 is a dual inverter from Fairchild’s Ultra Low Power (ULP) Series of TinyLogic.

Ideal for applications where battery life is critical, this product is designed for ultra low power consumption within the VCC operating range of 0.9V to 3.6V.

Key Features

  • s 0.9V to 3.6V VCC supply operation s 3.6V overvoltage tolerant I/O’s at VCC from 0.9V to 3.6V s tPD 4.0 ns typ for 3.0V to 3.6V VCC 5.0 ns typ for 2.3V to 2.7V VCC 6.0 ns typ for 1.65V to 1.95V VCC 7.0 ns typ for 1.40V to 1.60V VCC 11.0 ns typ for 1.10V to 1.30V VCC 27.0 ns typ for 0.90V VCC s Power-Off high impedance inputs and outputs s Static Drive (IOH/IOL) ±2.6 mA @ 3.00V VCC ±2.1 mA @ 2.30V VCC ±1.5 mA @ 1.65V VCC ±1.0 mA @ 1.40V VCC ±0.5 mA @ 1.10V VCC ±20 µA @ 0.9V VCC s Uses patented.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
NC7WP02 ULP Dual 2-Input NOR Gate Fairchild
NC7WP08 TinyLogic ULP-A Dual 2-Input AND Gate ON Semiconductor
NC7WP08 TinyLogic ULP Dual 2-Input AND Gate Fairchild
NC7WP14 ULP Dual Inverter Fairchild
NC7WP14 TinyLogic ULP-A Dual Inverter ON Semiconductor

Other Datasheets by Fairchild (now onsemi)

Part Number Description
NC7SVL04 Inverter
NC7SVL32 Two-Input OR Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com Preliminary NC7WP04 TinyLogic ULP Dual Inverter (Preliminary) September 2003 Revised March 2004 NC7WP04 TinyLogic ULP Dual Inverter (Preliminary) General Description The NC7WP04 is a dual inverter from Fairchild’s Ultra Low Power (ULP) Series of TinyLogic. Ideal for applications where battery life is critical, this product is designed for ultra low power consumption within the VCC operating range of 0.9V to 3.6V. The internal circuit is composed of a minimum of inverter stages including the output buffer, to enable ultra low static and dynamic power.