Datasheet4U Logo Datasheet4U.com

FM34W02U - 2K-Bit Standard 2-Wire Bus Interface Serial EEPROM

Description

The FM34W02U is 2048 bits of CMOS non-volatile electrically erasable memory.

This device is specifically designed to support Serial Presence Detect circuitry in memory modules.

Features

  • I PC100/PC133 Compliant I Extended Operating Voltage: 2.7V-5.5V I Software Write-Protection for first 128 bytes I Hardware Write-Protection for entire memory array I 200 µA active current typical.
  • 1.0 µA standby current typical (L).
  • 0.1 µA standby current typical (LZ) I IIC compatible interface.
  • Provides bidirectional data transfer protocol I Sixteen byte page write mode.
  • Minimizes total write time per byte I Self timed write cycle - Typical write cycle time o.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
FM340 SURFACE MOUNT SCHOTTKY BARRIER RECTIFIER Rectron
FM340 Schottky Barrier Diodes Formosa MS
FM340-A Schottky Barrier Diodes Formosa MS
FM340-AS 3A SMD SCHOTTKY BARRIER RECTIFIERS Frontier Electronics
FM340-AS Chip Schottky Barrier Rectifier Formosa MS

Other Datasheets by Fairchild (onsemi)

Part Number Description
FM34W02UE 2K-Bit Standard 2-Wire Bus Interface Serial EEPROM
FM34W02UL 2K-Bit Standard 2-Wire Bus Interface Serial EEPROM
FM34W02ULZ 2K-Bit Standard 2-Wire Bus Interface Serial EEPROM
FM3540 4/5-Bit Multiplexed 1-Bit Latched Port
FM3540CM14 4/5 Bit Multiplexed/ 1 Bit Latched Port

Full PDF Text Transcription

Click to expand full text
FM34W02U 2K-Bit Standard 2-Wire Bus Interface Serial EEPROM with Full Array Write Protect May 2001 FM34W02U 2K-Bit Standard 2-Wire Bus Interface Serial EEPROM with Full Array Write Protect Designed with Permanent Write-Protection for First 128 Bytes for Serial Presence Detect Application on Memory Modules (PC100/PC133 Compliant) General Description The FM34W02U is 2048 bits of CMOS non-volatile electrically erasable memory. This device is specifically designed to support Serial Presence Detect circuitry in memory modules. This communications protocol uses CLOCK (SCL) and DATA I/O (SDA) lines to synchronously clock data between the master (for example a microprocessor) and the slave EEPROM device(s).
Published: |