Datasheet4U Logo Datasheet4U.com

FDC6321C - Dual N & P Channel / Digital FET

Description

These dual N & P Channel logic level enhancement mode field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology.

This very high density process is especially tailored to minimize on-state resistance.

Features

  • N-Ch 25 V, 0.68 A, RDS(ON) = 0.45 Ω @ VGS= 4.5 V P-Ch -25 V, -0.46 A, RDS(ON) = 1.1 Ω @ VGS= -4.5 V. Very low level gate drive requirements allowing direct operation in 3 V circuits. VGS(th) < 1.0V. Gate-Source Zener for ESD ruggedness. >6kV Human Body Model Replace multiple dual NPN & PNP digital transistors. SOT-23 SuperSOTTM-6 Mark:.321 SuperSOTTM-8 SO-8 SOT-223 SOIC-16 D2 S1 D1 4 3 G2 5 2 SuperSOT TM -6 S2 G1 6 1 Absolute Maximum Ratings Symbol Parameter TA = 25oC unless other.

📥 Download Datasheet

Datasheet preview – FDC6321C

📁 Similar Datasheet

  • FDC6321C - Dual N & P-Channel Digital FET (ON Semiconductor)
  • FDC6320C - Dual N & P Channel Digital FET (ON Semiconductor)
  • FDC6323L - Integrated Load Switch (ON Semiconductor)
  • FDC6324L - Integrated Load Switch (ON Semiconductor)
  • FDC6325L - Integrated Load Switch (ON Semiconductor)
  • FDC6326L - Integrated Load Switch (ON Semiconductor)
  • FDC6327C - Dual-Channel MOSFET (ON Semiconductor)
  • FDC6329L - Integrated Load Switch (ON Semiconductor)
  • FDC6301N - Dual N-Channel Digital FET (ON Semiconductor)
  • FDC6302P - Dual P-Channel MOSFET (ON Semiconductor)
Other Datasheets by Fairchild Semiconductor

Full PDF Text Transcription

Click to expand full text
April 1999 FDC6321C Dual N & P Channel , Digital FET General Description These dual N & P Channel logic level enhancement mode field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. This device has been designed especially for low voltage applications as a replacement for digital transistors in load switching applications. Since bias resistors are not required this dual digital FET can replace several digital transistors with different bias resistors. Features N-Ch 25 V, 0.68 A, RDS(ON) = 0.45 Ω @ VGS= 4.5 V P-Ch -25 V, -0.46 A, RDS(ON) = 1.1 Ω @ VGS= -4.5 V. Very low level gate drive requirements allowing direct operation in 3 V circuits. VGS(th) < 1.
Published: |