Datasheet4U Logo Datasheet4U.com

DM74ALS125 - Quad 3-STATE Buffer

Description

This device contains four independent gates each of which performs a non-inverting buffer function.

The outputs have the 3-STATE feature.

The 3-STATE circuitry contains a feature that maintains the buffer outputs in 3-STATE (high impedance state) during power supply ramp-up or rampdown.

Features

  • s Advanced low power Schottky TTL process oxide-isolated ion-implanted s Functional and pin compatible with the 74LS counterpart s Switching response specified into 500Ω and 50 pF load s Switching response specifications guaranteed over full temperature and VCC supply range s PNP input design reduces input loading s Low level drive current: 74ALS = 24 mA Ordering Code: Order Number DM74ALS125M DM74ALS125N Package Number M14A N14A Package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM74ALS1242 Quad Bidirectional Bus Drivers National Semiconductor
DM74ALS1242A Quad Bidirectional Bus Driver National
DM74ALS1011A Triple 3 Input AND Buffer National
DM74ALS132 DM74ALS132 Quad 2-Input NAND Gate with Schmitt Trigger Inputs National Semiconductor
DM74ALS138 3 to 8 Line Decoder/Demultiplexer National Semiconductor

Other Datasheets by Fairchild (onsemi)

Part Number Description
DM74ALS1240A Octal 3-STATE Bus Driver
DM74ALS1000A Quadruple 2-Input NAND Buffer
DM74ALS1004 Hex Inverting Driver
DM74ALS1005 Hex Inverting Driver
DM74ALS1008A Quadruple 2-Input AND Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM74ALS125 Quad 3-STATE Buffer November 1989 Revised February 2000 DM74ALS125 Quad 3-STATE Buffer General Description This device contains four independent gates each of which performs a non-inverting buffer function. The outputs have the 3-STATE feature. The 3-STATE circuitry contains a feature that maintains the buffer outputs in 3-STATE (high impedance state) during power supply ramp-up or rampdown. This eliminates bus glitching problems that arise during power-up and power-down. To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.
Published: |