74LS112A flip-flop equivalent, dual negative-edge-triggered master-slave j-k flip-flop.
This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not d.
Image gallery
TAGS
Download (Size : 52.01KB)