Datasheet4U Logo Datasheet4U.com

XRT91L33A - STS-12/STS-3 MULTIRATE CLOCK AND DATA RECOVERY UNIT

Key Features

  • Performs clock and data recovery for selectable data of 622.08 Mbps (STS-12/STM-4) or 155.52 Mbps (STS-3/STM-1) NRZ data.
  • Meets Telcordia, ANSI and ITU-T G.783 and G.825 SDH jitter requirements including T1.105.03 - 2002 SONET Jitter Tolerance specification, and GR-253 CORE, GR-253 ILR SONET Jitter specifications.
  • LOCK is a status output that monitors data run length and frequency drift away from the reference clock.
  • Data is resampled at the output.
  • Active High Signal.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
XRT91L33 STS-12/STS-3 MULTIRATE CLOCK AND DATA RECOVERY UNIT Exar Corporation
XRT91L30 STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER Exar Corporation
XRT91L31 STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER Exar Corporation
XRT91L32 STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER Exar Corporation
XRT91L34 QUAD CHANNEL MULTIRATE STS-12/3/1 AND STM-4/1/0 SONET/SDH CDR Exar Corporation

Other Datasheets by Exar (now MaxLinear)

Part Number Description
XRT5990 Single Chip Pulse / Tone Dialer
XRT71D03 3 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR
XRT7296 INTEGRATED LINE TRANSMITTER
XRT72L52 TWO CHANNEL DS3/E3 FRAMER IC
XRT72L54 FOUR CHANNEL DS3/E3 FRAMER IC

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
XRT91L33A STS-12/STS-3 MULTIRATE CLOCK AND DATA RECOVERY UNIT JUNE 2010 REV. 1.0.1 FEATURES  Performs clock and data recovery for selectable data of 622.08 Mbps (STS-12/STM-4) or 155.52 Mbps (STS-3/STM-1) NRZ data  Meets Telcordia, ANSI and ITU-T G.783 and G.825 SDH jitter requirements including T1.105.03 - 2002 SONET Jitter Tolerance specification, and GR-253 CORE, GR-253 ILR SONET Jitter specifications.  LOCK is a status output that monitors data run length and frequency drift away from the reference clock  Data is resampled at the output  Active High Signal Detect (SIGD) LVPECL input  Low jitter, high-speed outputs support LVPECL and low-power LVDS termination  19.44 MHz reference frequency LVTTL input  Low power: 215 mW typical  3.